SN74LV07APWRE4
RoHS
/
Package TSSOP
Category Integrated Circuits (ICs) / Logic - Buffers, Drivers, Receivers, Transceivers
Description
Tape and Reel Not Qualified Nickel/Palladium/Gold (Ni/Pd/Au) LV/LV-A/LVX/H logic buffer -2muA 18ns 5mm 2.5V
PDF
/
Inventory: 5446
Minimum: /
The more specific your information, the faster response you will get.
Please complete the following form with the details of your request part and
contact information to get a quote.
Quotation Consultation
Technical Details
Physical
Mount Surface Mount
Package / Case TSSOP
Number of Pins 14
Technical
Packaging Tape and Reel
JESD-609 Code e4
Moisture Sensitivity Level (MSL) 1
Number of Terminations 14
Terminal Finish Nickel/Palladium/Gold (Ni/Pd/Au)
Max Operating Temperature 125°C
Min Operating Temperature -40°C
Subcategory Gates
Packing Method TR
Technology CMOS
Terminal Position DUAL
Terminal Form GULL WING
Peak Reflow Temperature (Cel) 260
Number of Functions 6
Supply Voltage 2.5V
Time@Peak Reflow Temperature-Max (s) NOT SPECIFIED
Pin Count 14
Qualification Status Not Qualified
Number of Elements 6
Polarity Non-Inverting
Power Supplies 3.3V
Temperature Grade AUTOMOTIVE
Max Supply Voltage 5.5V
Min Supply Voltage 2V
Load Capacitance 50pF
Propagation Delay 15.2 ns
Quiescent Current 20μA
Turn On Delay Time 18 ns
Family LV/LV-A/LVX/H
Logic Function Buffer, Inverting
Output Characteristics OPEN-DRAIN
Max I(ol) 0.008 A
Number of Bits per Element 1
High Level Output Current -2μA
Low Level Output Current 16mA
Schmitt Trigger NO
Dimensions
Length 5mm
Width 4.4mm
Compliance
RoHS Status RoHS Compliant
Lead Free Lead Free
Alternative Model
Recommended For You
SN74LV07APWRE4+price,SN74LV07APWRE4+datasheet,SN74LV07APWRE4+in stock,buy+SN74LV07APWRE4,finder+SN74LV07APWRE4,SN74LV07APWRE4+tutorials,SN74LV07APWRE4+download