IDT74FCT3807AQGI8
RoHS
/
Package SSOP
Category Integrated Circuits (ICs) / Clock/Timing - Clock Buffers, Drivers
Description
LVTTL SSOP R-PDSO-G20 Matte Tin (Sn) - annealed clock driver 8.65mm 0.024A 0.45ns 100MHz
PDF
/
Inventory: 4311
Minimum: /
The more specific your information, the faster response you will get.
Please complete the following form with the details of your request part and
contact information to get a quote.
Quotation Consultation
Technical Details
Physical
Mount Surface Mount
Package / Case SSOP
Technical
Packaging Tape & Reel (TR)
Published 2009
JESD-609 Code e3
Pbfree Code yes
Moisture Sensitivity Level (MSL) 1
Number of Terminations 20
ECCN Code EAR99
Terminal Finish Matte Tin (Sn) - annealed
Max Operating Temperature 85°C
Min Operating Temperature -40°C
Subcategory Clock Drivers
Technology CMOS
Terminal Position DUAL
Terminal Form GULL WING
Peak Reflow Temperature (Cel) 260
Number of Functions 1
Supply Voltage 3.3V
Terminal Pitch 0.635mm
Time@Peak Reflow Temperature-Max (s) 30
Pin Count 20
JESD-30 Code R-PDSO-G20
Qualification Status Not Qualified
Supply Voltage-Max (Vsup) 3.6V
Power Supplies 3.3V
Temperature Grade INDUSTRIAL
Supply Voltage-Min (Vsup) 3V
Number of Circuits 1
Frequency (Max) 100MHz
Family FCT
Input LVTTL
Logic IC Type LOW SKEW CLOCK DRIVER
Max I(ol) 0.024 A
Prop. Delay@Nom-Sup 4.3 ns
Propagation Delay (tpd) 4.3 ns
Same Edge Skew-Max (tskwd) 0.45 ns
Number of True Outputs 10
Dimensions
Length 8.65mm
Compliance
RoHS Status RoHS Compliant
Alternative Model
Recommended For You
IDT74FCT3807AQGI8+price,IDT74FCT3807AQGI8+datasheet,IDT74FCT3807AQGI8+in stock,buy+IDT74FCT3807AQGI8,finder+IDT74FCT3807AQGI8,IDT74FCT3807AQGI8+tutorials,IDT74FCT3807AQGI8+download