{"id":992,"date":"2025-04-25T21:16:15","date_gmt":"2025-04-25T13:16:15","guid":{"rendered":"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/"},"modified":"2025-04-29T10:30:02","modified_gmt":"2025-04-29T02:30:02","slug":"speeding-derivative-soc-designs-with-networks-on-chips","status":"publish","type":"post","link":"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/","title":{"rendered":"How Network-on-Chip Accelerates Derivative SoC Designs"},"content":{"rendered":"<div class=\"fsc_text\"><p class=\"\" data-start=\"75\" data-end=\"194\"><span class=\"relative -mx-px my-[-0.2rem] rounded px-px py-[0.2rem] transition-colors duration-100 ease-in-out\">Network-on-Chip (NoC) technology significantly enhances derivative System-on-Chip (SoC) designs by providing scalable, modular interconnect solutions that streamline integration, reduce design time, and improve performance.<\/span> <span class=\"relative -mx-px my-[-0.2rem] rounded px-px py-[0.2rem] transition-colors duration-100 ease-in-out\">This approach is particularly beneficial for applications requiring rapid adaptation and deployment of SoCs, such as in AI, automotive, and consumer electronics.<\/span>\u200b<\/p>\n<div id=\"ez-toc-container\" class=\"ez-toc-v2_0_76 counter-hierarchy ez-toc-counter ez-toc-custom ez-toc-container-direction\">\r\n<div class=\"ez-toc-title-container\">\r\n<h2 class=\"ez-toc-title\" style=\"cursor:inherit\">Table of Contents<\/h2>\r\n<span class=\"ez-toc-title-toggle\"><a href=\"#\" class=\"ez-toc-pull-right ez-toc-btn ez-toc-btn-xs ez-toc-btn-default ez-toc-toggle\" aria-label=\"Toggle Table of Content\"><span class=\"ez-toc-js-icon-con\"><span class=\"\"><span class=\"eztoc-hide\" style=\"display:none;\">Toggle<\/span><span class=\"ez-toc-icon-toggle-span\"><svg style=\"fill: #023a85;color:#023a85\" xmlns=\"http:\/\/www.w3.org\/2000\/svg\" class=\"list-377408\" width=\"20px\" height=\"20px\" viewBox=\"0 0 24 24\" fill=\"none\"><path d=\"M6 6H4v2h2V6zm14 0H8v2h12V6zM4 11h2v2H4v-2zm16 0H8v2h12v-2zM4 16h2v2H4v-2zm16 0H8v2h12v-2z\" fill=\"currentColor\"><\/path><\/svg><svg style=\"fill: #023a85;color:#023a85\" class=\"arrow-unsorted-368013\" xmlns=\"http:\/\/www.w3.org\/2000\/svg\" width=\"10px\" height=\"10px\" viewBox=\"0 0 24 24\" version=\"1.2\" baseProfile=\"tiny\"><path d=\"M18.2 9.3l-6.2-6.3-6.2 6.3c-.2.2-.3.4-.3.7s.1.5.3.7c.2.2.4.3.7.3h11c.3 0 .5-.1.7-.3.2-.2.3-.5.3-.7s-.1-.5-.3-.7zM5.8 14.7l6.2 6.3 6.2-6.3c.2-.2.3-.5.3-.7s-.1-.5-.3-.7c-.2-.2-.4-.3-.7-.3h-11c-.3 0-.5.1-.7.3-.2.2-.3.5-.3.7s.1.5.3.7z\"\/><\/svg><\/span><\/span><\/span><\/a><\/span><\/div>\r\n<nav><ul class='ez-toc-list ez-toc-list-level-1 ' ><li class='ez-toc-page-1 ez-toc-heading-level-2'><a class=\"ez-toc-link ez-toc-heading-1\" href=\"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/#what_is_a_derivative_soc_design\" >What Is a Derivative SoC Design?<\/a><\/li><li class='ez-toc-page-1 ez-toc-heading-level-2'><a class=\"ez-toc-link ez-toc-heading-2\" href=\"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/#how_does_noc_enhance_soc_design_efficiency\" >How Does NoC Enhance SoC Design Efficiency?<\/a><\/li><li class='ez-toc-page-1 ez-toc-heading-level-2'><a class=\"ez-toc-link ez-toc-heading-3\" href=\"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/#which_applications_benefit_most_from_noc_in_derivative_socs\" >Which Applications Benefit Most from NoC in Derivative SoCs?<\/a><\/li><li class='ez-toc-page-1 ez-toc-heading-level-2'><a class=\"ez-toc-link ez-toc-heading-4\" href=\"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/#why_is_noc_tiling_important_for_soc_scalability\" >Why Is NoC Tiling Important for SoC Scalability?<\/a><\/li><li class='ez-toc-page-1 ez-toc-heading-level-2'><a class=\"ez-toc-link ez-toc-heading-5\" href=\"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/#how_does_noc_integration_affect_power_consumption\" >How Does NoC Integration Affect Power Consumption?<\/a><\/li><li class='ez-toc-page-1 ez-toc-heading-level-2'><a class=\"ez-toc-link ez-toc-heading-6\" href=\"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/#what_are_the_challenges_in_implementing_noc_in_derivative_socs\" >What Are the Challenges in Implementing NoC in Derivative SoCs?<\/a><\/li><li class='ez-toc-page-1 ez-toc-heading-level-2'><a class=\"ez-toc-link ez-toc-heading-7\" href=\"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/#buying_tips\" >Buying Tips<\/a><\/li><li class='ez-toc-page-1 ez-toc-heading-level-2'><a class=\"ez-toc-link ez-toc-heading-8\" href=\"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/#electronic_components_expert_views\" >Electronic Components Expert Views<\/a><\/li><li class='ez-toc-page-1 ez-toc-heading-level-2'><a class=\"ez-toc-link ez-toc-heading-9\" href=\"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/#faq\" >FAQ<\/a><\/li><\/ul><\/nav><\/div>\r\n<h2 class=\"\" data-start=\"196\" data-end=\"231\"><span class=\"ez-toc-section\" id=\"what_is_a_derivative_soc_design\"><\/span>What Is a Derivative SoC Design?<span class=\"ez-toc-section-end\"><\/span><\/h2>\n<p class=\"\" data-start=\"233\" data-end=\"390\"><span class=\"relative -mx-px my-[-0.2rem] rounded px-px py-[0.2rem] transition-colors duration-100 ease-in-out\">A derivative SoC design involves modifying an existing, proven SoC to create a new version that meets specific requirements without starting from scratch.<\/span> <span class=\"relative -mx-px my-[-0.2rem] rounded px-px py-[0.2rem] transition-colors duration-100 ease-in-out\">This approach leverages the base design&#8217;s validated architecture, reducing development time and risk.<\/span> <span class=\"relative -mx-px my-[-0.2rem] rounded px-px py-[0.2rem] transition-colors duration-100 ease-in-out\">Incorporating NoC technology into derivative designs allows for efficient scaling and integration of additional functionalities.<\/span>\u200b<\/p>\n<h2 class=\"\" data-start=\"392\" data-end=\"438\"><span class=\"ez-toc-section\" id=\"how_does_noc_enhance_soc_design_efficiency\"><\/span>How Does NoC Enhance SoC Design Efficiency?<span class=\"ez-toc-section-end\"><\/span><\/h2>\n<p class=\"\" data-start=\"440\" data-end=\"639\"><span class=\"relative -mx-px my-[-0.2rem] rounded px-px py-[0.2rem] transition-colors duration-100 ease-in-out\">NoC technology enhances SoC design efficiency by providing a scalable and modular interconnect fabric that simplifies communication between various IP blocks.<\/span> <span class=\"relative -mx-px my-[-0.2rem] rounded px-px py-[0.2rem] transition-colors duration-100 ease-in-out\">This reduces the complexity associated with traditional bus-based systems and allows for easier integration of new components.<\/span> <span class=\"relative -mx-px my-[-0.2rem] rounded px-px py-[0.2rem] transition-colors duration-100 ease-in-out\">Tools like Arteris&#8217; FlexNoC and Ncore facilitate this process by offering pre-verified interconnect solutions that can be reused across different designs.<\/span> \u200b<\/p>\n<h2 class=\"\" data-start=\"641\" data-end=\"704\"><span class=\"ez-toc-section\" id=\"which_applications_benefit_most_from_noc_in_derivative_socs\"><\/span>Which Applications Benefit Most from NoC in Derivative SoCs?<span class=\"ez-toc-section-end\"><\/span><\/h2>\n<p class=\"\" data-start=\"706\" data-end=\"911\"><span class=\"relative -mx-px my-[-0.2rem] rounded px-px py-[0.2rem] transition-colors duration-100 ease-in-out\">Applications such as artificial intelligence, automotive systems, and consumer electronics benefit significantly from integrating NoC into derivative SoC designs.<\/span> <span class=\"relative -mx-px my-[-0.2rem] rounded px-px py-[0.2rem] transition-colors duration-100 ease-in-out\">NoC enables efficient data transfer between cores and accelerators, essential for performance-intensive tasks like machine learning and real-time processing.<\/span> <span class=\"relative -mx-px my-[-0.2rem] rounded px-px py-[0.2rem] transition-colors duration-100 ease-in-out\">For instance, Arteris&#8217; NoC tiling methodology allows for scalable and modular designs suitable for AI applications.<\/span><\/p>\n<h2 class=\"\" data-start=\"913\" data-end=\"964\"><span class=\"ez-toc-section\" id=\"why_is_noc_tiling_important_for_soc_scalability\"><\/span>Why Is NoC Tiling Important for SoC Scalability?<span class=\"ez-toc-section-end\"><\/span><\/h2>\n<p class=\"\" data-start=\"966\" data-end=\"1171\"><span class=\"relative -mx-px my-[-0.2rem] rounded px-px py-[0.2rem] transition-colors duration-100 ease-in-out\">NoC tiling is crucial for SoC scalability as it allows designers to replicate modular units, or &#8220;tiles,&#8221; across the chip.<\/span> <span class=\"relative -mx-px my-[-0.2rem] rounded px-px py-[0.2rem] transition-colors duration-100 ease-in-out\">Each tile is a self-contained functional unit, enabling faster integration, verification, and optimization.<\/span> <span class=\"relative -mx-px my-[-0.2rem] rounded px-px py-[0.2rem] transition-colors duration-100 ease-in-out\">This approach reduces design time and risk, facilitating the development of large-scale SoCs.<\/span> \u200b<\/p>\n<h2 class=\"\" data-start=\"1173\" data-end=\"1226\"><span class=\"ez-toc-section\" id=\"how_does_noc_integration_affect_power_consumption\"><\/span>How Does NoC Integration Affect Power Consumption?<span class=\"ez-toc-section-end\"><\/span><\/h2>\n<p class=\"\" data-start=\"1228\" data-end=\"1393\"><span class=\"relative -mx-px my-[-0.2rem] rounded px-px py-[0.2rem] transition-colors duration-100 ease-in-out\">Integrating NoC into SoC designs can lead to reduced power consumption by optimizing data routing and minimizing the need for long interconnects.<\/span> <span class=\"relative -mx-px my-[-0.2rem] rounded px-px py-[0.2rem] transition-colors duration-100 ease-in-out\">This is particularly beneficial in applications where power efficiency is critical, such as mobile devices and automotive systems.<\/span> <span class=\"relative -mx-px my-[-0.2rem] rounded px-px py-[0.2rem] transition-colors duration-100 ease-in-out\">NoC&#8217;s efficient communication pathways help in managing power distribution effectively across the chip.<\/span>\u200b<\/p>\n<h2 class=\"\" data-start=\"1395\" data-end=\"1461\"><span class=\"ez-toc-section\" id=\"what_are_the_challenges_in_implementing_noc_in_derivative_socs\"><\/span>What Are the Challenges in Implementing NoC in Derivative SoCs?<span class=\"ez-toc-section-end\"><\/span><\/h2>\n<p class=\"\" data-start=\"1463\" data-end=\"1628\"><span class=\"relative -mx-px my-[-0.2rem] rounded px-px py-[0.2rem] transition-colors duration-100 ease-in-out\">Implementing NoC in derivative SoCs presents challenges such as ensuring compatibility with existing IP blocks, managing the complexity of routing, and meeting performance targets.<\/span> <span class=\"relative -mx-px my-[-0.2rem] rounded px-px py-[0.2rem] transition-colors duration-100 ease-in-out\">However, these challenges can be mitigated by using NoC solutions that offer flexibility and scalability, allowing for customization to meet specific design requirements.<\/span> \u200b<\/p>\n<h2 class=\"\" data-start=\"1630\" data-end=\"1644\"><span class=\"ez-toc-section\" id=\"buying_tips\"><\/span>Buying Tips<span class=\"ez-toc-section-end\"><\/span><\/h2>\n<p class=\"\" data-start=\"1646\" data-end=\"1851\"><span class=\"relative -mx-px my-[-0.2rem] rounded px-px py-[0.2rem] transition-colors duration-100 ease-in-out\">When selecting NoC solutions for derivative SoC designs, consider factors such as scalability, power efficiency, and compatibility with existing IP blocks.<\/span> <span class=\"relative -mx-px my-[-0.2rem] rounded px-px py-[0.2rem] transition-colors duration-100 ease-in-out\">Arteris offers a range of NoC interconnect IPs, including FlexNoC and Ncore, which are designed to meet the demands of modern SoC architectures.<\/span> <span class=\"relative -mx-px my-[-0.2rem] rounded px-px py-[0.2rem] transition-colors duration-100 ease-in-out\">These solutions provide pre-verified interconnect fabrics that can accelerate design time and reduce risk.<\/span><\/p>\n<h2 class=\"\" data-start=\"1853\" data-end=\"1890\"><span class=\"ez-toc-section\" id=\"electronic_components_expert_views\"><\/span>Electronic Components Expert Views<span class=\"ez-toc-section-end\"><\/span><\/h2>\n<blockquote data-start=\"1892\" data-end=\"1979\">\n<p class=\"\" data-start=\"1894\" data-end=\"1979\"><span class=\"relative -mx-px my-[-0.2rem] rounded px-px py-[0.2rem] transition-colors duration-100 ease-in-out\">&#8220;Integrating NoC into derivative SoC designs is a strategic approach to enhance scalability and performance. It allows for efficient communication between components, reducing bottlenecks and enabling faster development cycles.&#8221;<\/span>\u200b<\/p>\n<\/blockquote>\n<h2 class=\"\" data-start=\"1981\" data-end=\"1987\"><span class=\"ez-toc-section\" id=\"faq\"><\/span>FAQ<span class=\"ez-toc-section-end\"><\/span><\/h2>\n<p class=\"\" data-start=\"1989\" data-end=\"2028\"><strong data-start=\"1989\" data-end=\"2028\">Q: What is a derivative SoC design?<\/strong><\/p>\n<p class=\"\" data-start=\"2030\" data-end=\"2118\">A: <span class=\"relative -mx-px my-[-0.2rem] rounded px-px py-[0.2rem] transition-colors duration-100 ease-in-out\">A derivative SoC design involves modifying an existing SoC to create a new version that meets specific requirements, leveraging the base design&#8217;s validated architecture.<\/span>\u200b<\/p>\n<p class=\"\" data-start=\"2120\" data-end=\"2160\"><strong data-start=\"2120\" data-end=\"2160\">Q: How does NoC improve SoC designs?<\/strong><\/p>\n<p class=\"\" data-start=\"2162\" data-end=\"2250\">A: <span class=\"relative -mx-px my-[-0.2rem] rounded px-px py-[0.2rem] transition-colors duration-100 ease-in-out\">NoC improves SoC designs by providing a scalable and modular interconnect fabric that simplifies communication between various IP blocks, reducing complexity and enhancing performance.<\/span>\u200b<\/p>\n<p class=\"\" data-start=\"2252\" data-end=\"2295\"><strong data-start=\"2252\" data-end=\"2295\">Q: What are the benefits of NoC tiling?<\/strong><\/p>\n<p class=\"\" data-start=\"2297\" data-end=\"2385\">A: <span class=\"relative -mx-px my-[-0.2rem] rounded px-px py-[0.2rem] transition-colors duration-100 ease-in-out\">NoC tiling allows for scalable and modular designs by replicating functional units across the chip, reducing design time and risk while facilitating large-scale SoC development.<\/span>\u200b<\/p>\n<p class=\"\" data-start=\"2387\" data-end=\"2444\"><strong data-start=\"2387\" data-end=\"2444\">Q: How does NoC integration affect power consumption?<\/strong><\/p>\n<p class=\"\" data-start=\"2446\" data-end=\"2534\">A: <span class=\"relative -mx-px my-[-0.2rem] rounded px-px py-[0.2rem] transition-colors duration-100 ease-in-out\">NoC integration can reduce power consumption by optimizing data routing and minimizing the need for long interconnects, leading to more efficient power distribution across the chip.<\/span>\u200b<\/p>\n<p class=\"\" data-start=\"2536\" data-end=\"2604\"><strong data-start=\"2536\" data-end=\"2604\">Q: What challenges are associated with implementing NoC in SoCs?<\/strong><\/p>\n<p class=\"\" data-start=\"2606\" data-end=\"2694\">A: <span class=\"relative -mx-px my-[-0.2rem] rounded px-px py-[0.2rem] transition-colors duration-100 ease-in-out\">Challenges include ensuring compatibility with existing IP blocks, managing routing complexity, and meeting performance targets, which can be addressed by selecting flexible and scalable NoC solutions.<\/span><\/p>\n<p><strong>With the help of a case study, we examine how adopting NoC technology can significantly improve the process of updating existing chip designs.<\/strong><\/p>\n<p style=\"text-align: start;\">When people talk about the creation of SoCs (systems-on-chips), they typically consider the tools, technologies, and flows associated with developing a new SoC from the ground up. Less discussed but equally important are the challenges associated with taking an existing SoC and using it as the foundation for a derivative design.<\/p>\n<p style=\"text-align: start;\">The idea of a derivative design is to modify a relatively small portion of a field-proven SoC, perhaps replacing one or more of its functions with upgraded offerings, while keeping the larger proportion of the design as-is. With users constantly requiring \u201cmore\u201d in terms of performance and features and \u201cless\u201d in terms of power consumption and cost, derivative designs have the following advantages:<\/p>\n<ol>\n<li style=\"text-align: start;\">Leveraging knowledge gained from the original.<\/li>\n<li style=\"text-align: start;\">Minimizing cost.<\/li>\n<li style=\"text-align: start;\">Limiting demands on resources.<\/li>\n<li style=\"text-align: start;\">Reducing risk.<\/li>\n<li style=\"text-align: start;\">Speeding time to market.<\/li>\n<\/ol>\n<p style=\"text-align: start;\">Creating an entirely new SoC is resource-intensive, time-consuming, and expensive by comparison. However, designing a derivative SoC isn\u2019t without its own challenges, as we\u2019ll soon see.<\/p>\n<p style=\"text-align: start;\"><strong>Complexities in SoC Designs<\/strong><\/p>\n<p style=\"text-align: start;\">Let\u2019s consider an example scenario where a portion of an existing SoC\u2019s functionality needs to be replaced with new IP. Figure 1(a) shows an SoC with three IPs, each of which is equipped with one or two AXI ports. Note that these numbers are chosen purely for the sake of the example\u2014a real-life SoC might comprise hundreds of IPs with several AXI ports apiece.<\/p>\n<p style=\"text-align: start;\">All on-chip communication between IPs is implemented using an AXI bus.<\/p>\n<p style=\"text-align: start;\">\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 <img decoding=\"async\" style=\"width: 50%;\" src=\"https:\/\/file.flywing-tech.com\/res\/article\/2024082809473847385cd86b10c48a66b79a790636f8b8e28d89a86.png\" alt=\"\" data-href=\"\" \/><\/p>\n<p style=\"text-align: center;\"><em><strong>Figure 1. <\/strong><\/em><em>Creating a derivative SoC isn\u2019t as easy as it seems.<\/em><\/p>\n<p style=\"text-align: start;\">\n<p style=\"text-align: start;\">Say we want to replace the original version of IP #3, which has two AXI ports, with the new incarnation in Figure 1(b), which has three AXI ports. We must also meet the following requirements:<\/p>\n<ol>\n<li style=\"text-align: start;\">The replacement must occur quickly and efficiently, with minimal disruption to the existing silicon.<\/li>\n<li style=\"text-align: start;\">The physical design for most of the SoC must remain unchanged.<\/li>\n<\/ol>\n<p style=\"text-align: start;\">Remember that the physical design includes any connections to the AXI bus. The bus can be as wide as 1,024 bits. For just one connection, you might need hundreds of wires for the data, control signals, and other connections\u2014if you&#8217;re adding an extra port, you&#8217;re potentially adding thousands more wires to the design.<\/p>\n<p style=\"text-align: start;\">Ideally, we would pull out the old IP, drop in the new IP, and implement the physical design process only on the new IP. But how can we do so when increasing the number of ports? Let\u2019s look at a real-life case study.<\/p>\n<p style=\"text-align: start;\"><strong>Upgrading to Dual Image Processing: A Case Study<\/strong><\/p>\n<p style=\"text-align: start;\">Inuitive, an IC company specializing in vision-on-chip technology, decided to develop a derivative of their flagship product. The derivative design replaced one of the chip\u2019s three vector cores with a new dual-image signal processor. Like in the example above, the new IP required a greater number of AXI ports than the original.<\/p>\n<p style=\"text-align: start;\">To address this challenge, they opted to employ a network-on-chip (NoC). An NoC is an advanced communication subsystem used within a semiconductor chip to connect components such as processors, memory blocks, and peripherals. Everything communicates with the NoC by means of sockets.<\/p>\n<p style=\"text-align: start;\">In a typical NoC realization, sockets accept parallel data from IPs and translate their protocols into a common packetized and serialized form that\u2019s then transported throughout the NoC. Several packets can be transmitted simultaneously. When a packet arrives at its destination, the socket associated with the target translates it back into the protocol favored by that IP.<\/p>\n<p style=\"text-align: start;\">An NoC usually spans the entire SoC, facilitating communication across the chip. In this case, however, the team implemented a small, localized version of an NoC whose sole purpose was to connect the new IP into the existing SoC infrastructure. This approach, pictured in Figure 2, manages the addition of new components without the need for widespread modifications to the rest of the communication network. The NoC transfers data between the new IP, which has a greater number of AXI ports, and the initially configured AXI bus, which supports fewer ports.<\/p>\n<p style=\"text-align: start;\">\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0<img decoding=\"async\" style=\"width: 50%;\" src=\"https:\/\/file.flywing-tech.com\/res\/article\/202408280948174817b287e0e0fd939b869fd11dd6a3fe7143748d9.png\" alt=\"\" data-href=\"\" \/><\/p>\n<p style=\"text-align: center;\"><em><strong>Figure 2. Using an NoC to create a derivative SoC.<\/strong><\/em><\/p>\n<p style=\"text-align: start;\">\n<p style=\"text-align: start;\">Rather than designing their own interconnect solution, which would have demanded a substantial investment of time and resources, the team decided to use <span style=\"color: #ff7a45;\">FlexNoC interconnect IP<\/span>. FlexNoC is a form of soft IP from <span style=\"color: #ff7a45;\">Arteris<\/span>. The designers used an associated tool to specify the required ports and NoC topology (star, ring, tree, mesh, etc.). The tool output the NoC as a register-transfer level (RTL) model, which then underwent synthesis and place-and-route along with the other soft IP functions.<\/p>\n<p style=\"text-align: start;\">This approach significantly sped up the market release of the new device. In the words of Dor Zepeniuk, the founder and CTO of Inuitive, &#8220;Using FlexNoC allowed us to get the NU4100 to market months earlier than if we had created a solution in-house.&#8221; It also provided data profiling capabilities, allowing for the detailed analysis and optimization of data traffic across the network. This played an important role in identifying bottlenecks and ensuring efficient data flow.<\/p>\n<p style=\"text-align: start;\"><strong>Advantages of Leveraging NoC Technology<\/strong><\/p>\n<p style=\"text-align: start;\">Inuitive&#8217;s experience showcases the practical benefits of leveraging advanced NoC technology in SoC design. As SoCs increase in complexity, efficiently integrating new technologies and features becomes paramount. In that respect, NoCs are a game-changer. Using an NoC to implement a seemingly simple interface function might seem excessive, but in practice it\u2019s a highly effective solution\u2014especially compared to designing a new chip.<\/p>\n<p style=\"text-align: start;\">By making it easier to update a chip with only minimal changes to the overall system, NoC technology speeds up product development and encourages innovation. It reduces the need for comprehensive redesign, allowing companies to reallocate resources toward further innovation and exploring new market opportunities. For Inuitive, it also delivered enhanced product performance.<\/p>\n<p style=\"text-align: start;\">To learn more, visit the <span style=\"color: #ff7a45;\"><em>Innovative NoC<\/em><\/span> <span style=\"color: #ff7a45;\"><em>Implementation Dramatically Speeds Derivative Design<\/em><\/span> case study on the Arteris website.<\/p>\n<p style=\"text-align: start;\"><em>Featured image background used courtesy of<\/em><span style=\"color: #ff7a45;\"><em> Adobe Stock<\/em><\/span>&lt;em&gt;; all other images used courtesy of <span style=\"color: #ff7a45;\"><em>Arteris<\/em><\/span><\/p>\n<p style=\"text-align: start;\">Industry Articles are a form of content that allows industry partners to share useful news, messages, and technology with All About Circuits readers in a way editorial content is not well suited to. All Industry Articles are subject to strict editorial guidelines with the intention of offering readers useful news, technical expertise, or stories. The viewpoints and opinions expressed in Industry Articles are those of the partner and not necessarily those of All About Circuits or its writers.<\/p>\n<p>&nbsp;<\/p>\n<\/div>","protected":false},"excerpt":{"rendered":"<p>Network-on-Chip (NoC) technology significantly enhances derivative System-on-Chip (SoC) designs by providing scalable, modular interconnect solutions that streamline integration, reduce design time, and improve performance. This approach is particularly beneficial for applications requiring rapid adaptation and deployment of SoCs, such as in AI, automotive, and consumer electronics.\u200b What Is a Derivative SoC Design? A derivative SoC [&hellip;]<\/p>\n","protected":false},"author":3,"featured_media":993,"comment_status":"open","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"footnotes":""},"categories":[1],"tags":[],"class_list":["post-992","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-info"],"yoast_head":"<!-- This site is optimized with the Yoast SEO plugin v26.3 - https:\/\/yoast.com\/wordpress\/plugins\/seo\/ -->\r\n<title>How Network-on-Chip Accelerates Derivative SoC Designs - Fly-Wing<\/title>\r\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\r\n<link rel=\"canonical\" href=\"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/\" \/>\r\n<meta property=\"og:locale\" content=\"en_US\" \/>\r\n<meta property=\"og:type\" content=\"article\" \/>\r\n<meta property=\"og:title\" content=\"How Network-on-Chip Accelerates Derivative SoC Designs - Fly-Wing\" \/>\r\n<meta property=\"og:description\" content=\"Network-on-Chip (NoC) technology significantly enhances derivative System-on-Chip (SoC) designs by providing scalable, modular interconnect solutions that streamline integration, reduce design time, and improve performance. This approach is particularly beneficial for applications requiring rapid adaptation and deployment of SoCs, such as in AI, automotive, and consumer electronics.\u200b What Is a Derivative SoC Design? A derivative SoC [&hellip;]\" \/>\r\n<meta property=\"og:url\" content=\"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/\" \/>\r\n<meta property=\"og:site_name\" content=\"Fly-Wing\" \/>\r\n<meta property=\"article:publisher\" content=\"https:\/\/www.facebook.com\/profile.php?id=100090565081283\" \/>\r\n<meta property=\"article:published_time\" content=\"2025-04-25T13:16:15+00:00\" \/>\r\n<meta property=\"article:modified_time\" content=\"2025-04-29T02:30:02+00:00\" \/>\r\n<meta property=\"og:image\" content=\"https:\/\/www.flywing-tech.com\/blog\/wp-content\/uploads\/2025\/04\/2024082809483948397343859f0ce78587a8bc29c6a7b03563ef01f.png\" \/>\r\n\t<meta property=\"og:image:width\" content=\"315\" \/>\r\n\t<meta property=\"og:image:height\" content=\"220\" \/>\r\n\t<meta property=\"og:image:type\" content=\"image\/png\" \/>\r\n<meta name=\"author\" content=\"flywing\" \/>\r\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\r\n<meta name=\"twitter:creator\" content=\"@MIKEBigcoolguy\" \/>\r\n<meta name=\"twitter:site\" content=\"@MIKEBigcoolguy\" \/>\r\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"flywing\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"9 minutes\" \/>\r\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"Article\",\"@id\":\"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/#article\",\"isPartOf\":{\"@id\":\"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/\"},\"author\":{\"name\":\"flywing\",\"@id\":\"https:\/\/www.flywing-tech.com\/blog\/#\/schema\/person\/aa98d7a110fa8d6510e5a0f6f537ad47\"},\"headline\":\"How Network-on-Chip Accelerates Derivative SoC Designs\",\"datePublished\":\"2025-04-25T13:16:15+00:00\",\"dateModified\":\"2025-04-29T02:30:02+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/\"},\"wordCount\":1756,\"commentCount\":0,\"publisher\":{\"@id\":\"https:\/\/www.flywing-tech.com\/blog\/#organization\"},\"image\":{\"@id\":\"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/www.flywing-tech.com\/blog\/wp-content\/uploads\/2025\/04\/2024082809483948397343859f0ce78587a8bc29c6a7b03563ef01f.png\",\"articleSection\":[\"Info\"],\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"CommentAction\",\"name\":\"Comment\",\"target\":[\"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/#respond\"]}]},{\"@type\":\"WebPage\",\"@id\":\"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/\",\"url\":\"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/\",\"name\":\"How Network-on-Chip Accelerates Derivative SoC Designs - Fly-Wing\",\"isPartOf\":{\"@id\":\"https:\/\/www.flywing-tech.com\/blog\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/#primaryimage\"},\"image\":{\"@id\":\"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/www.flywing-tech.com\/blog\/wp-content\/uploads\/2025\/04\/2024082809483948397343859f0ce78587a8bc29c6a7b03563ef01f.png\",\"datePublished\":\"2025-04-25T13:16:15+00:00\",\"dateModified\":\"2025-04-29T02:30:02+00:00\",\"breadcrumb\":{\"@id\":\"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/#primaryimage\",\"url\":\"https:\/\/www.flywing-tech.com\/blog\/wp-content\/uploads\/2025\/04\/2024082809483948397343859f0ce78587a8bc29c6a7b03563ef01f.png\",\"contentUrl\":\"https:\/\/www.flywing-tech.com\/blog\/wp-content\/uploads\/2025\/04\/2024082809483948397343859f0ce78587a8bc29c6a7b03563ef01f.png\",\"width\":315,\"height\":220,\"caption\":\"Speeding Derivative SoC Designs With Networks-on-Chips\"},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\/\/www.flywing-tech.com\/blog\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Info\",\"item\":\"https:\/\/www.flywing-tech.com\/blog\/category\/info\/\"},{\"@type\":\"ListItem\",\"position\":3,\"name\":\"How Network-on-Chip Accelerates Derivative SoC Designs\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/www.flywing-tech.com\/blog\/#website\",\"url\":\"https:\/\/www.flywing-tech.com\/blog\/\",\"name\":\"Fly-Wing\",\"description\":\"Electronic Components Source @Fly-Wing\",\"publisher\":{\"@id\":\"https:\/\/www.flywing-tech.com\/blog\/#organization\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/www.flywing-tech.com\/blog\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"},{\"@type\":\"Organization\",\"@id\":\"https:\/\/www.flywing-tech.com\/blog\/#organization\",\"name\":\"Fly-wing Technology (HK) Co., Limited\",\"alternateName\":\"Fly-wing Technology\",\"url\":\"https:\/\/www.flywing-tech.com\/blog\/\",\"logo\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/www.flywing-tech.com\/blog\/#\/schema\/logo\/image\/\",\"url\":\"https:\/\/www.flywing-tech.com\/blog\/wp-content\/uploads\/2025\/06\/512_512.png\",\"contentUrl\":\"https:\/\/www.flywing-tech.com\/blog\/wp-content\/uploads\/2025\/06\/512_512.png\",\"width\":512,\"height\":512,\"caption\":\"Fly-wing Technology (HK) Co., Limited\"},\"image\":{\"@id\":\"https:\/\/www.flywing-tech.com\/blog\/#\/schema\/logo\/image\/\"},\"sameAs\":[\"https:\/\/www.facebook.com\/profile.php?id=100090565081283\",\"https:\/\/x.com\/MIKEBigcoolguy\"]},{\"@type\":\"Person\",\"@id\":\"https:\/\/www.flywing-tech.com\/blog\/#\/schema\/person\/aa98d7a110fa8d6510e5a0f6f537ad47\",\"name\":\"flywing\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/www.flywing-tech.com\/blog\/#\/schema\/person\/image\/\",\"url\":\"https:\/\/secure.gravatar.com\/avatar\/715c13a9800a2f6db99dd048d31d2ac1fff67d039aa3ed0b3f5b4061ecb7b4cc?s=96&d=mm&r=g\",\"contentUrl\":\"https:\/\/secure.gravatar.com\/avatar\/715c13a9800a2f6db99dd048d31d2ac1fff67d039aa3ed0b3f5b4061ecb7b4cc?s=96&d=mm&r=g\",\"caption\":\"flywing\"},\"sameAs\":[\"https:\/\/www.flywing-tech.com\/blog\/\"],\"url\":\"https:\/\/www.flywing-tech.com\/blog\/author\/content_manager\/\"}]}<\/script>\r\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"How Network-on-Chip Accelerates Derivative SoC Designs - Fly-Wing","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/","og_locale":"en_US","og_type":"article","og_title":"How Network-on-Chip Accelerates Derivative SoC Designs - Fly-Wing","og_description":"Network-on-Chip (NoC) technology significantly enhances derivative System-on-Chip (SoC) designs by providing scalable, modular interconnect solutions that streamline integration, reduce design time, and improve performance. This approach is particularly beneficial for applications requiring rapid adaptation and deployment of SoCs, such as in AI, automotive, and consumer electronics.\u200b What Is a Derivative SoC Design? A derivative SoC [&hellip;]","og_url":"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/","og_site_name":"Fly-Wing","article_publisher":"https:\/\/www.facebook.com\/profile.php?id=100090565081283","article_published_time":"2025-04-25T13:16:15+00:00","article_modified_time":"2025-04-29T02:30:02+00:00","og_image":[{"width":315,"height":220,"url":"https:\/\/www.flywing-tech.com\/blog\/wp-content\/uploads\/2025\/04\/2024082809483948397343859f0ce78587a8bc29c6a7b03563ef01f.png","type":"image\/png"}],"author":"flywing","twitter_card":"summary_large_image","twitter_creator":"@MIKEBigcoolguy","twitter_site":"@MIKEBigcoolguy","twitter_misc":{"Written by":"flywing","Est. reading time":"9 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"Article","@id":"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/#article","isPartOf":{"@id":"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/"},"author":{"name":"flywing","@id":"https:\/\/www.flywing-tech.com\/blog\/#\/schema\/person\/aa98d7a110fa8d6510e5a0f6f537ad47"},"headline":"How Network-on-Chip Accelerates Derivative SoC Designs","datePublished":"2025-04-25T13:16:15+00:00","dateModified":"2025-04-29T02:30:02+00:00","mainEntityOfPage":{"@id":"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/"},"wordCount":1756,"commentCount":0,"publisher":{"@id":"https:\/\/www.flywing-tech.com\/blog\/#organization"},"image":{"@id":"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/#primaryimage"},"thumbnailUrl":"https:\/\/www.flywing-tech.com\/blog\/wp-content\/uploads\/2025\/04\/2024082809483948397343859f0ce78587a8bc29c6a7b03563ef01f.png","articleSection":["Info"],"inLanguage":"en-US","potentialAction":[{"@type":"CommentAction","name":"Comment","target":["https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/#respond"]}]},{"@type":"WebPage","@id":"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/","url":"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/","name":"How Network-on-Chip Accelerates Derivative SoC Designs - Fly-Wing","isPartOf":{"@id":"https:\/\/www.flywing-tech.com\/blog\/#website"},"primaryImageOfPage":{"@id":"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/#primaryimage"},"image":{"@id":"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/#primaryimage"},"thumbnailUrl":"https:\/\/www.flywing-tech.com\/blog\/wp-content\/uploads\/2025\/04\/2024082809483948397343859f0ce78587a8bc29c6a7b03563ef01f.png","datePublished":"2025-04-25T13:16:15+00:00","dateModified":"2025-04-29T02:30:02+00:00","breadcrumb":{"@id":"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/"]}]},{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/#primaryimage","url":"https:\/\/www.flywing-tech.com\/blog\/wp-content\/uploads\/2025\/04\/2024082809483948397343859f0ce78587a8bc29c6a7b03563ef01f.png","contentUrl":"https:\/\/www.flywing-tech.com\/blog\/wp-content\/uploads\/2025\/04\/2024082809483948397343859f0ce78587a8bc29c6a7b03563ef01f.png","width":315,"height":220,"caption":"Speeding Derivative SoC Designs With Networks-on-Chips"},{"@type":"BreadcrumbList","@id":"https:\/\/www.flywing-tech.com\/blog\/speeding-derivative-soc-designs-with-networks-on-chips\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/www.flywing-tech.com\/blog\/"},{"@type":"ListItem","position":2,"name":"Info","item":"https:\/\/www.flywing-tech.com\/blog\/category\/info\/"},{"@type":"ListItem","position":3,"name":"How Network-on-Chip Accelerates Derivative SoC Designs"}]},{"@type":"WebSite","@id":"https:\/\/www.flywing-tech.com\/blog\/#website","url":"https:\/\/www.flywing-tech.com\/blog\/","name":"Fly-Wing","description":"Electronic Components Source @Fly-Wing","publisher":{"@id":"https:\/\/www.flywing-tech.com\/blog\/#organization"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/www.flywing-tech.com\/blog\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"},{"@type":"Organization","@id":"https:\/\/www.flywing-tech.com\/blog\/#organization","name":"Fly-wing Technology (HK) Co., Limited","alternateName":"Fly-wing Technology","url":"https:\/\/www.flywing-tech.com\/blog\/","logo":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/www.flywing-tech.com\/blog\/#\/schema\/logo\/image\/","url":"https:\/\/www.flywing-tech.com\/blog\/wp-content\/uploads\/2025\/06\/512_512.png","contentUrl":"https:\/\/www.flywing-tech.com\/blog\/wp-content\/uploads\/2025\/06\/512_512.png","width":512,"height":512,"caption":"Fly-wing Technology (HK) Co., Limited"},"image":{"@id":"https:\/\/www.flywing-tech.com\/blog\/#\/schema\/logo\/image\/"},"sameAs":["https:\/\/www.facebook.com\/profile.php?id=100090565081283","https:\/\/x.com\/MIKEBigcoolguy"]},{"@type":"Person","@id":"https:\/\/www.flywing-tech.com\/blog\/#\/schema\/person\/aa98d7a110fa8d6510e5a0f6f537ad47","name":"flywing","image":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/www.flywing-tech.com\/blog\/#\/schema\/person\/image\/","url":"https:\/\/secure.gravatar.com\/avatar\/715c13a9800a2f6db99dd048d31d2ac1fff67d039aa3ed0b3f5b4061ecb7b4cc?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/715c13a9800a2f6db99dd048d31d2ac1fff67d039aa3ed0b3f5b4061ecb7b4cc?s=96&d=mm&r=g","caption":"flywing"},"sameAs":["https:\/\/www.flywing-tech.com\/blog\/"],"url":"https:\/\/www.flywing-tech.com\/blog\/author\/content_manager\/"}]}},"_links":{"self":[{"href":"https:\/\/www.flywing-tech.com\/blog\/wp-json\/wp\/v2\/posts\/992","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/www.flywing-tech.com\/blog\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/www.flywing-tech.com\/blog\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/www.flywing-tech.com\/blog\/wp-json\/wp\/v2\/users\/3"}],"replies":[{"embeddable":true,"href":"https:\/\/www.flywing-tech.com\/blog\/wp-json\/wp\/v2\/comments?post=992"}],"version-history":[{"count":2,"href":"https:\/\/www.flywing-tech.com\/blog\/wp-json\/wp\/v2\/posts\/992\/revisions"}],"predecessor-version":[{"id":2437,"href":"https:\/\/www.flywing-tech.com\/blog\/wp-json\/wp\/v2\/posts\/992\/revisions\/2437"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/www.flywing-tech.com\/blog\/wp-json\/wp\/v2\/media\/993"}],"wp:attachment":[{"href":"https:\/\/www.flywing-tech.com\/blog\/wp-json\/wp\/v2\/media?parent=992"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.flywing-tech.com\/blog\/wp-json\/wp\/v2\/categories?post=992"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.flywing-tech.com\/blog\/wp-json\/wp\/v2\/tags?post=992"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}